



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

58

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/941,484	08/28/2001	Ali Muhtaroglu	42390.P10961	6234

7590 04/05/2005

Jan Carol Little
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
Seventh Floor
12400 Wilshire Boulevard
Los Angeles, CA 90025-1026

EXAMINER

TABONE JR, JOHN J

ART UNIT	PAPER NUMBER
----------	--------------

2133

DATE MAILED: 04/05/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 09/941,484	Applicant(s) MUHTAROGLU, ALI	
	Examiner John J. Tabone, Jr.	Art Unit 2133	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 26 November 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-11, 26, 28-30 and 32-39 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-11, 26, 28-30 and 32-39 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 29 January 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

FINAL DETAILED ACTION

1. Claims 1-11, 26, 28-30, and 32-39 are pending in the application. Of independent claims 1, 8, 26, 30, 33, and 37 claims 8, 33, and 37 have been amended. Also, claims 40-43 have been canceled.

Response to Arguments

2. Applicant's arguments filed 11/26/2004 have been fully considered but they are not persuasive.

As per arguments for rejected claim 1-7, 26, 28, 29 and 30:

Applicant's arguments do not comply with 37 CFR 1.111(c) because they do not clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. Further, they do not show how the amendments avoid such references or objections. Also, see MPEP § 714.04.

It is the Examiner's conclusion that independent claims 1, 26 and 30 are not patentably distinct or non-obvious over the prior arts of record namely, Andrews (US-5,231,314), in view of Yang et al. (US-6310571). Therefore, the rejection is maintained. Based on their dependency on claims 1, 26 and 30, claims 2-7, 28, 29 and 32, respectively, stand rejected.

As per arguments for rejected claim 8-11, 32 and 33-39:

The Applicant states on page 11, second paragraph, "Claims 8, 33, and 37 recite in pertinent part the set of voltage generators to incrementally increase and/or decrease the set of DC voltages to determine a set of trip points for the set of sense amplifiers, the set of trip points being associated with a logical one input voltage level and/or a logical zero input voltage level" and "Applicant respectfully submits that Andrews in view of Taylor fails to teach at least these elements of the claimed invention". The Examiner asserts that Andrews in view of Taylor does teach the above cited claim limitations. Andrews teaches the controllable timing circuit design specific TAP data register TDR6 (CTC/DS/TDR) is an 8 bit shift register coupled to the TDI pin for receiving an 8 bit wide CTC digital timing code. Andrews also teaches the CTC/DS/TDR is therefore capable of receiving and temporarily storing any of 256 different CTC digital timing codes, for specifying up to 256 different timing. Andrews further teaches the output of the CTC/DS/TDR is coupled to a digital to analog converter DAC (voltage generator) which converts the 256 digital timing codes into 256 respective graduated analog voltage levels at the output of the DAC (determine a set of trip points for the set of sense amplifiers). (Col. 5, ll. 50-66). Taylor teaches, as shown in FIG. 7, a register 89 may be used to control a voltage output 90 by the DAC 62. Taylor also teaches to test against a particular threshold voltage for the comparator (**determine a set of trip points for the set of sense amplifiers**), the following may be performed: (1) load the register 89 with a bit pattern that will generate the desired voltage (**incrementally increase and/or decrease the set of DC voltages**). (The register 89 could be a counter to simplify

testing a range of voltages.); (2) pulse the signal clear 91 to clear the R/S latches 92 and 93, generating the greater signal 94 and the smaller signal 95; (3) run a test; (4) the greater signal 94 will be a one if the filtered voltage 80' is greater than the DAC 62 output voltage 90 at any point during the test, and the smaller signal 95 will be a one if the filtered voltage 80' is less than the DAC 62 output voltage 90 at any point during the test **(to determine a set of trip points for the set of sense amplifiers, the set of trip points being associated with a logical one input voltage level and/or a logical zero input voltage level)**; and (5) if there are additional voltages to be tested, go to (1) **(incrementally increase and/or decrease the set of DC voltages)**. By the above teach one skilled in the art could see that Taylor clearly teaches the testing of levels and determining a set of trip points for the sense amplifier.

The Applicant states, "Applicant respectfully submits that this is because both Andrews and Taylor appear to be directed to testing the timing of an integrated circuit rather than testing input levels of an integrated circuit". The Examiner would like to point out that by virtue of Andrews incorporating a voltage comparator COMP (sense amplifier) connected to a RAMP signal on the inverting input and the output of a DAC on the non-inverting input (See Fig. 8) constitutes a comparison of voltage levels and therefore tests levels of a chip "in the process" of testing the timing of an integrated circuit.

Assuming for the sake of argument that Andrews only tests the timing of an integrated circuit, the present invention claim language does not specifically disclose as being "directed to testing integrated circuit input levels". The Examiner cannot find this

Art Unit: 2133

claim language in the preamble or body of any of the independent claims 1, 8, 26, 30, 33 and 37. The Examiner would also like to point out that the M.P.E.P. (see M.P.E.P. 2111) requires that the Examiner give "the broadest reasonable interpretation" to the claims consistent with the specification", it also warns that "reading a claim in light of the specification, to thereby interpret limitations explicitly recited in the claim, is quite a different thing from reading limitations of the specification into the claim, to thereby narrow the scope of the claim by implicitly adding disclosed limitations which have no express basis in the claim." That is, the claims must stand on it's own.

It is the Examiner's conclusion that independent claims 8, 33, and 37 are not patentably distinct or non-obvious over the prior arts of record namely, Andrews (US-5,231,314), in view of Taylor (US-6,085,345). Therefore, the rejection is maintained. Based on their dependency on claims 8, 33, and 37, claims 9-11, 34-36 and 38-39, respectively, stand rejected.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1, 2, 4, 26, 29 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Andrews (US-5,231,314), hereinafter Andrews, in view of Yang et al. (US-6310571), hereinafter Yang.

Art Unit: 2133

Claim 1:

Andrews teaches the respective voltage signals from the DAC (voltage generator) and ramp generator RAMP (reference voltage) are applied at the first and second inputs of a voltage comparator COMP (sense amplifier). The output of the voltage comparator provides the desired signal STB. Andrews also teaches the boundary scan cells BSC of the boundary scan register TDR1 are not shown on the IC chip block diagram except at the STS input pin and STB output pin. Figure 8 shows the output of the voltage comparator COMP (sense amplifier) is connected to the output boundary scan cells BSC STB (boundary scan register). (See col. 5, lines 42-49; col. 6, lines 12-17; Figure 8). Andrews does not explicitly teach "an externally supplied reference voltage". However, Andrews does teach the ramp generator RAMP (reference voltage) is connected to the STS input through boundary scan cells of the boundary scan register TDR1. Yang teaches comparators 16a-n are controlled by external control signal RAMP. (Col. 1, lines 63-65, Fig. 2). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Andrews' RAMP generator (reference voltage) and voltage comparator COMP (sense amplifier) to incorporate Yang's external RAMP generator and comparator 16a. Yang's externally generated RAMP signal is coupled to the inverting input of the comparator 16a. The artisan would have been motivated to do so because it would save chip area and add more flexibility to Andrews' chip. The artisan also, would have been motivated to do so because Andrews would not be limited to a particular type of circuit for generating a RAMP signal.

Claim 2:

Andrews teaches the test access port TAP of the IC device of FIG. 5 incorporates as one of the design specific registers a controllable timing circuit design specific TAP data register TDR6 referred to herein as CTC/DS/TDR which capable of receiving and temporarily storing any of 256 different CTC digital timing codes (configuration bits). Andrews further discloses the output of the CTC/DS/TDR is coupled to a digital to analog converter DAC that converts the 256 digital timing codes into 256 respective graduated analog voltage levels at the output of the DAC. (See col. 5, lines 50-68).

Claim 26 and 30:

The claim limitations of a voltage generator, sense amplifier and a boundary scan register (logic) coupled to the sense amplifier are rejected per claim 1. The claim limitation of logic to apply a set of configuration bits is rejected as per claim 2 above.

Claims 4 and 29:

Per the rejection of claim 2, Andrews teaches the voltage generator is a digital-to-analog converter (DAC).

4. Claims 3, 5, 6, and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Andrews (US-5,231,314), hereinafter Andrew, in view of Yang et al. (US-6310571) hereinafter Yang, further in view of Taylor (US-6,085,345), hereinafter Taylor.

Claims 3 and 28:

Andrews does not explicitly teach of a switch coupled between the voltage generator (DAC) and the sense amplifier (voltage comparator COMP), however, Andrews does teach of the coupling of the DAC the non-inverting input of the COMP. (See col. 6, lines 12-14; Fig. 8). Taylor teaches a pass gate multiplexer 60 which allows a voltage to be alternatively driven from a digital-to-analog converter (DAC) 62. (See col. 5, lines 37-39). It would have been obvious to one of ordinary skill in the art at the time the invention was made to replace Andrews' DAC with Taylor's DAC 62 and pass gate multiplexer 60 combination. The artisan would be motivated to do so because it would enable Andrews to open and close the connection to the non-inverting input of the voltage comparator COMP.

Claim 5:

The motivation for modifying Andrews with Taylor's switch is rejected as per claims 3 and 28 above. Taylor suggests the DAC 62 and test signal 61 may be controlled through a boundary scan register (second logic). (See col. 5, lines 62-67; col. 6, lines 1-5).

Claim 6:

Taylor suggests the second logic may be boundary scan registers.

5. Claims 7, 40-43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Andrews (US-5,231,314), hereinafter Andrew, in view of Taylor (US-6,085,345), hereinafter Taylor, further in view of Bates et al. (US-6,477,674), hereinafter Bates, and further in view of Yang et al. (US-6310571) hereinafter Yang.

Claim 7:

Andrews does not explicitly teach the use of an I/O loop back compare circuit coupled to the sense amplifier, however, Andrews teaches the boundary scan cells BSC of the boundary scan register TDR1 are not shown on the IC chip block diagram except at the STS input pin and STB output pin. Figure 5 shows the output of the voltage comparator COMP (sense amplifier) is connected to the output BSC STB. (See col. 5, lines 42-49; col. 6, lines 12-17; Figure 5). Bates teaches an I/O test circuit 110 that includes a delay unit 203, a MUX 205, a test pattern generator 210 (loop back pattern generator), a stage unit 215, a compare unit 220, a MUX 225 and a latch 230. Delay unit 203 provides a delay of core clock signals received at I/O test circuit 110 for operation in the AC loopback testing mode. Bates also teaches test pattern generator 210 is coupled to MUX 205 and MUX 115, and is used to generate test pattern signals for testing I/O test circuit 100 upon the initiation of a loopback test. Bates further discloses in one embodiment, latch 230 is a boundary scan latch as described in the Institute of Electrical and Electronics Engineers (IEEE) 1149.1 Specification. Latch 230 is subsequently examined as a part of a boundary scan chain. (See col. 3, lines 19-25, 46-49; col. 4, 21-27; Fig. 2). It would have been obvious to one of ordinary skill in the art at the time the invention was made replace Andrews' boundary scan cells with Bate's I/O AC loopback test circuit. The artisan would be motivated to do so because it would enable Andrews to perform I/O loopback tests within the boundary scan cells and to load test pattern signals into test pattern generator 210 via a test chain prior to conducting a loopback test for the controlling of the switches.

Claim 40:

Andrews teaches the respective voltage signals from the DAC (voltage generator) and ramp generator RAMP (reference voltage) are applied at the first and second inputs of a voltage comparator COMP (sense amplifier). The output of the voltage comparator provides the desired signal STB. Andrews also teaches the boundary scan cells BSC of the boundary scan register TDRI are not shown on the IC chip block diagram except at the STS input pin and STB output pin. Figure 5 shows the output of the voltage comparator COMP (sense amplifier) is connected to the output BSC STB. (See col. 5, lines 42-49; col. 6, lines 12-17; Figure 5). Andrews does not explicitly teach the use of an I/O loop back compare circuit coupled to the sense amplifier, however, Andrews teaches the boundary scan cells BSC of the boundary scan register TDRI are not shown on the IC chip block diagram except at the STS input pin and STB output pin. Figure 5 shows the output of the voltage comparator COMP (sense amplifier) is connected to the output BSC STB. (See col. 5, lines 42-49; col. 6, lines 12-17; Figure 5). Bates teaches an I/O test circuit 110 that includes a delay unit 203, a MUX 205, a test pattern generator 210, a stage unit 215, a compare unit 220 (compare circuitry), a MUX 225 and a latch 230. Delay unit 203 provides a delay of core clock signals received at I/O test circuit 110 for operation in the AC loopback testing mode. Bates further teaches in one embodiment, latch 230 is a boundary scan latch as described in the Institute of Electrical and Electronics Engineers (IEEE) 1149.1 Specification. Latch 230 is subsequently examined as a part of a boundary scan chain. (See col. 3, lines 19-25; col. 4, 21-27; Fig. 2). It would have been obvious to one of

Art Unit: 2133

ordinary skill in the art at the time the invention was made replace Andrews' boundary scan cells with Bate's I/O AC loopback test circuit. The artisan would be motivated to do so because it would enable Andrews to perform I/O loopback tests within the boundary scan cells and examine the results as part of the boundary scan chain. Andrews does not explicitly teach "an externally supplied reference voltage". However, Andrews does teach the ramp generator RAMP (reference voltage) is connected to the STS input through boundary scan cells of the boundary scan register TDR1. Yang teaches comparators 16a-n are controlled by external control signal RAMP. (Col. 1, lines 63-65, Fig. 2). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Andrews' RAMP generator (reference voltage) and voltage comparator COMP (sense amplifier) to incorporate Yang's external RAMP generator and comparator 16a. Yang's externally generated RAMP signal is coupled to the inverting input of the comparator 16a. The artisan would have been motivated to do so because it would save chip area and add more flexibility to Andrews' chip. The artisan also, would have been motivated to do so because Andrews would not be limited to a particular type of circuit for generating a RAMP signal.

Claim 41:

Andrews teaches the test access port TAP of the IC device of FIG. 5 incorporates as one of the design specific registers a controllable timing circuit design specific TAP data register TDR6 referred to herein as CTC/DS/TDR which capable of receiving and temporarily storing any of 256 different CTC digital timing codes (configuration bits). Andrews further discloses the output of the CTC/DS/TDR is coupled

to a digital to analog converter DAC (levels generating circuit) that converts the 256 digital timing codes into 256 respective graduated analog voltage levels at the output of the DAC. (See col. 5, lines 50-68).

Claim 42:

Andrews does not explicitly teach of a switch coupled between the voltage generator (DAC) and the sense amplifier (voltage comparator COMP), however, Andrews does teach of the coupling of the DAC the non-inverting input of the COMP. (See col. 6, lines 12-14; Fig. 8). Taylor teaches a pass gate multiplexer 60 which allows a voltage to be alternatively driven from a digital-to-analog converter (DAC) 62. (See col. 5, lines 37-39). It would have been obvious to one of ordinary skill in the art at the time the invention was made to replace Andrews' DAC with Taylor's DAC 62 and pass gate mutiplexer 60 combination. The artisan would be motivated to do so because it would enable Andrews to open and close the connection to the non-inverting input of the voltage comparator COMP.

Claim 43:

Per the rejection of claim 41, Andrews teaches the levels generating circuit is a digital-to-analog converter (DAC).

6. Claims 8-11, 32, 37 and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Andrews (US-5,231,314), hereinafter Andrew, in view of Taylor (US-6,085,345), hereinafter Taylor.

Claim 8:

The claim limitations of a voltage generator, sense amplifier and a boundary scan register coupled to the sense amplifier are rejected per claim 1. Andrews does not explicitly teach of the use of "a structural tester coupled to the integrated circuit to apply a reference voltage to the inverting input of the sense amplifier", however, Andrews does teach the ramp generator RAMP (reference voltage) is connected to the STS input through boundary scan cells of the boundary scan register TDR1. Taylor suggests that circuitry can be externally controlled by a logic tester (structural tester) during testing through the boundary scan logic. (See col. 5, lines 39-43, 62-67; col. 6, lines 1-5). It would have been obvious to one of ordinary skill in the art at the time the invention was made that a structural tester could be added to Andrew's STS pin in order to apply reference signals. The artisan would be motivated to do so because this would lower the cost of using large Automatic Test Equipment and would enable the artisan to screen for manufacturing defects and ensure the manufacturing correctness of the device under test using DFT channels (boundary scan I/O). Andrews teaches the controllable timing circuit design specific TAP data register TDR6 (CTC/DS/TDR) is an 8 bit shift register coupled to the TDI pin for receiving an 8 bit wide CTC digital timing code. Andrews also teaches the CTC/DS/TDR is therefore capable of receiving and temporarily storing any of 256 different CTC digital timing codes, for specifying up to 256 different timing. Andrews further teaches the output of the CTC/DS/TDR is coupled to a digital to analog converter DAC (voltage generator) which converts the 256 digital timing codes into 256 respective graduated analog voltage levels at the output of the DAC (determine a set of trip points for the set of sense amplifiers). (Col. 5, ll. 50-66).

Art Unit: 2133

Taylor teaches, as shown in FIG. 7, a register 89 may be used to control a voltage output 90 by the DAC 62. Taylor also teaches to test against a particular threshold voltage for the comparator (**determine a set of trip points for the set of sense amplifiers**), the following may be performed: (1) load the register 89 with a bit pattern that will generate the desired voltage (**incrementally increase and/or decrease the set of DC voltages**). (The register 89 could be a counter to simplify testing a range of voltages.); (2) pulse the signal clear 91 to clear the R/S latches 92 and 93, generating the greater signal 94 and the smaller signal 95; (3) run a test; (4) the greater signal 94 will be a one if the filtered voltage 80' is greater than the DAC 62 output voltage 90 at any point during the test, and the smaller signal 95 will be a one if the filtered voltage 80' is less than the DAC 62 output voltage 90 at any point during the test (**to determine a set of trip points for the set of sense amplifiers, the set of trip points being associated with a logical one input voltage level and/or a logical zero input voltage level**); and (5) if there are additional voltages to be tested, go to (1) (**incrementally increase and/or decrease the set of DC voltages**). By the above teach one skilled in the art could see that Taylor clearly teaches the testing of levels and determining a set of trip points for the sense amplifier.

Claims 9 and 32:

Andrews teaches the test access port TAP of the IC device of FIG. 5 incorporates as one of the design specific registers a controllable timing circuit design specific TAP data register TDR6 referred to herein as CTC/DS/TDR which capable of receiving and temporarily storing any of 256 different CTC digital timing codes

Art Unit: 2133

(configuration bits). Andrews further discloses the output of the CTC/DS/TDR is coupled to a digital to analog converter DAC that converts the 256 digital timing codes into 256 respective graduated analog voltage levels at the output of the DAC. (See col. 5, lines 50-68).

Claim 10:

Andrews does not explicitly teach of a switch coupled between the voltage generator (DAC) and the sense amplifier (voltage comparator COMP), however, Andrews does teach of the coupling of the DAC the non-inverting input of the COMP. (See col. 6, lines 12-14; Fig. 8). Taylor teaches a pass gate multiplexer 60 which allows a voltage to be alternatively driven from a digital-to-analog converter (DAC) 62. (See col. 5, lines 37-39). It would have been obvious to one of ordinary skill in the art at the time the invention was made to replace Andrews' DAC with Taylor's DAC 62 and pass gate multiplexer 60 combination. The artisan would be motivated to do so because it would enable Andrews to open and close the connection to the non-inverting input of the voltage comparator COMP.

Claim 11:

Per the rejection of claim 9, Andrews teaches the voltage generator is a digital-to-analog converter (DAC).

Claim 37:

The claim limitations of a voltage generator, sense amplifier, a boundary scan register coupled to the sense amplifier and a structural tester are rejected per claim 8

above. The claim limitations of a set of switches and second logic to open and close them are rejected per claim 5.

Claim 38:

Taylor suggests the second logic may be boundary scan registers.

7. Claims 33-36 and 39 are rejected under 35 U.S.C. 103(a) as being unpatentable over Andrews (US-5,231,314), hereinafter Andrew, in view of Taylor (US-6,085,345), hereinafter Taylor, further in view of Bates et al. (US-6,477,674), hereinafter Bates.

Claim 33:

The claim limitations of a voltage generator, sense amplifier, a boundary scan register coupled to the sense amplifier and a structural tester are rejected per claim 8 above. Andrews does not explicitly teach the use of an I/O loop back compare circuit coupled to the sense amplifier, however, Andrews teaches the boundary scan cells BSC of the boundary scan register TDR1 are not shown on the IC chip block diagram except at the STS input pin and STB output pin. Figure 5 shows the output of the voltage comparator COMP (sense amplifier) is connected to the output BSC STB. (See col. 5, lines 42-49; col. 6, lines 12-17; Figure 5). Bates teaches an I/O test circuit 110 that includes a delay unit 203, a MUX 205, a test pattern generator 210, a stage unit 215, a compare unit 220 (compare circuitry), a MUX 225 and a latch 230. Delay unit 203 provides a delay of core clock signals received at I/O test circuit 110 for operation in the AC loopback testing mode. Bates further teaches in one embodiment, latch 230 is a boundary scan latch as described in the Institute of Electrical and Electronics Engineers

(IEEE) 1149.1 Specification. Latch 230 is subsequently examined as a part of a boundary scan chain. (See col. 3, lines 19-25; col. 4, 21-27; Fig. 2). It would have been obvious to one of ordinary skill in the art at the time the invention was made replace Andrews' boundary scan cells with Bate's I/O AC loopback test circuit. The artisan would be motivated to do so because it would enable Andrews to perform I/O loopback tests within the boundary scan cells and examine the results as part of the boundary scan chain. Andrews teaches the controllable timing circuit design specific TAP data register TDR6 (CTC/DS/TDR) is an 8 bit shift register coupled to the TDI pin for receiving an 8 bit wide CTC digital timing code. Andrews also teaches the CTC/DS/TDR is therefore capable of receiving and temporarily storing any of 256 different CTC digital timing codes, for specifying up to 256 different timing. Andrews further teaches the output of the CTC/DS/TDR is coupled to a digital to analog converter DAC (voltage generator) which converts the 256 digital timing codes into 256 respective graduated analog voltage levels at the output of the DAC (determine a set of trip points for the set of sense amplifiers). (Col. 5, ll. 50-66). Taylor teaches, as shown in FIG. 7, a register 89 may be used to control a voltage output 90 by the DAC 62. Taylor also teaches to test against a particular threshold voltage for the comparator (**determine a set of trip points for the set of sense amplifiers**), the following may be performed: (1) load the register 89 with a bit pattern that will generate the desired voltage (**incrementally increase and/or decrease the set of DC voltages**). (The register 89 could be a counter to simplify testing a range of voltages.); (2) pulse the signal clear 91 to clear the R/S latches 92 and 93, generating the greater signal 94 and the smaller signal 95; (3)

Art Unit: 2133

run a test; (4) the greater signal 94 will be a one if the filtered voltage 80' is greater than the DAC 62 output voltage 90 at any point during the test, and the smaller signal 95 will be a one if the filtered voltage 80' is less than the DAC 62 output voltage 90 at any point during the test **(to determine a set of trip points for the set of sense amplifiers, the set of trip points being associated with a logical one input voltage level and/or a logical zero input voltage level)**; and (5) if there are additional voltages to be tested, go to (1) **(incrementally increase and/or decrease the set of DC voltages)**. By the above teach one skilled in the art could see that Taylor clearly teaches the testing of levels and determining a set of trip points for the sense amplifier.

Claim 34:

The claim limitation of the voltage generator being responsive to a set of configuration bits is rejected as per claim 9 above.

Claim 35:

The claim limitation of a switch coupled between the voltage generator (DAC) and the sense amplifier (voltage comparator COMP) is rejected as per claims 3, 10 above.

Claim 36:

The claim limitation of voltage generator is a digital-to-analog converter (DAC) is rejected as per claim 11.

Claim 39:

Andrews does not explicitly teach the use of an I/O loop back compare circuit coupled to the sense amplifier, however, Andrews teaches the boundary scan cells BSC

Art Unit: 2133

of the boundary scan register TDRI are not shown on the IC chip block diagram except at the STS input pin and STB output pin. Figure 5 shows the output of the voltage comparator COMP (sense amplifier) is connected to the output BSC STB. (See col. 5, lines 42-49; col. 6, lines 12-17; Figure 5). Bates teaches an I/O test circuit 110 that includes a delay unit 203, a MUX 205, a test pattern generator 210 (loop back pattern generator), a stage unit 215, a compare unit 220, a MUX 225 and a latch 230. Delay unit 203 provides a delay of core clock signals received at I/O test circuit 110 for operation in the AC loopback testing mode. Bates also teaches test pattern generator 210 is coupled to MUX 205 and MUX 115, and is used to generate test pattern signals for testing I/O test circuit 100 upon the initiation of a loopback test. Bates further discloses in one embodiment, latch 230 is a boundary scan latch as described in the Institute of Electrical and Electronics Engineers (IEEE) 1149.1 Specification. Latch 230 is subsequently examined as a part of a boundary scan chain. (See col. 3, lines 19-25, 46-49; col. 4, 21-27; Fig. 2). It would have been obvious to one of ordinary skill in the art at the time the invention was made replace Andrews' boundary scan cells with Bate's I/O AC loopback test circuit. The artisan would be motivated to do so because it would enable Andrews to perform I/O loopback tests within the boundary scan cells and to load test pattern signals into test pattern generator 210 via a test chain prior to conducting a loopback test for the controlling of the switches.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John J. Tabone, Jr. whose telephone number is (571) 272-3827. The examiner can normally be reached on M-F.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert DeCady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2133

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



John J. Tabone, Jr.
Examiner
Art Unit 2133



Primary Examiner